A problem in technology mapping is that quality of the final implementation depends significantly on the initially provided circuit structure. To resolve this problem, conventional techniques iteratively but separately apply technology independent transformations and technology mapping.
Introduction
Technology mapping is usually applied on a particular structure (decomposition) of logic expressions. Therefore, quality of the final implementation could severely depend upon the structure initially provided to the technology mapper.
The most common approach for generating the initial structure of logic expressions for technology mapping consists of two phases [2] . In phase (l), logic expressions are optimized in a technology independent manner. The result is represented by a graph, which is sometimes called a booZeun network [2] . Then in phase (2), the resulting expressions are converted into a special type of boolean network, where nodes represent particular functions. (In this paper, we assume that the resulting network is represented by two-input ANDs (AND2s) and inverters. We call such a network AND2/INV network.) Technology mapping is the third and last phase of synthesis, where the AND2/lNV network is mapped onto a set of library gates.
Synthesis techniques based on these three phases have an obvious drawback optimizations applied in each of the phases are disconnected. Although decisions made in the first and the second phases critically affect the final results, it is not clear in these phases how the resulting logic expressions are actually implemented. On the other hand, in technology mapping, real data on constraints and library gates are available, but the degree of freedom for the final implementation is limited by the decisions made in the preceding phases. This drawback is fatal when one needs to handle tight and comulicated constraints.
techniques yield some improvements, the effect is limited because the disconnectionbetweenphases (1) (2) and technology mapping is not fully resolved. Data from the initial mapping are quickly invalidated by operations of phases (1) and (2), and cease to be an effective guide. Moreover, without information about library gates, one can foresee little about the final implementation, and thus transformations are made somewhat blindly.
The central problem is that technology independent transformations and technology mapping do not cooperate. This is the problem addressed in this paper. Among technology independent transformations, our focus is on algebraic logic decomposition [3], a key operation for changing circuit structures. We asked ourselves if it is possible to apply algebraic logic decomposition and technology mapping simultaneously. The answer is yes, and we present a procedure which is as effective as applying technology mapping over all possible algebraic decompositions exhaustively. The proposed procedure compactly encodes a set of decompositions (structures) into a single graph, and applies a technology mapping algorithm on it. In the meanwhile, it dynamically modifies the set of decompositions encoded in the graph by introducing new decompositions while deleting others based on the actual cost function used in technology mapping. It is guaranteed that the procedure finds an optimal solution among all the decompositions examined.
The graph for representing a set of decompositions is called a mapping graph. It is obtained as the union of AND2/INV networks, where nodes of the networks are merged as much as possible. Each AND2/[Nv network corresponds to a single decomposition, which we call an AND2/INV decomposition. Stateof-the-art technology mapping techniques can be natuxally extended for mapping graphs, retaining linear run time and optimal results'.
A set of AND2/INV decompositions are generated through iterative local transformations defined on a mapping graph. We define three suchtransfonnations: associative transformation, distributive transformation, and inverter transformation. The associative transformation is based on the associative law, i.e. two The inverter transformation adds or removes two consecutive inverters betweentwo consecutivenodes in a mapping graph. These A variety of techniques have been proposed in the literature to resolve this problem 6, 15, 5, 11, 16, 18, 131, most of which iteratively apply the three phases above. Even though these 'As with ordinary techniques, the generalized technology mapping is also tree-based, and thus optimality is claimed on tree implementations. A heuristic is applied to generate non-tree implementations.
transformations are the vehicle to introduce new decompositions.
In this paper, we examine two sets of AND2/INV decompositions. The first is the closure of the set of AND2/INV decompositions of a given boolean network r) under the associative and inverter transformations, which we denote by A,,. We show that phase (2) of the conventional logic synthesis approach, where a boolean network is converted to an AND2/INV decomposition, is completely subsumed by A,,, i.e. every AND2/INV decomposition of r) is contained in A,,. Therefore if A,, is encoded in a mapping graph and technology mapping is applied, an optimal result over all possible AND2/INV decompositions of r) is obtained. This technology mapping procedure is referred to as the A-mapping procedure.
The second set of AND2/INV decompositions we examine is even larger. It is the closure of A,, under the distributive transformation, which we denote by A,,. We show that A,, subsumes phase (2) as well as a key part of phase (I), i.e. algebraic logic decomposition. In other words, no matter how algebraic logic decomposition is applied on a given boolean network r) in phase (l), and no matter how the result is converted to an AND2/INV decomposition in phase (2), the resulting decomposition is contained in A,,. Therefore, the technology mapper finds an optimal result over all possible AND2/INV decompositions given through all possible algebraic decompositions. We call this procedure A-mapping. A-mapping dynamically applies the distributive transformation during technology mapping, so that new decompositions are introduced on the fly. It also deletes some decompositions, but does so only when it is known that at least equally good implementations can be obtained without them, and thus quality of the final result is not affected. Therefore, it controls the size of the set of encoded decompositions, and effectively explores the entire A,,.
Both the A and Amapping procedures have been implemented. Extensions were made to handle sequential circuits, so that logic decompositions across latches and retiming possibilities are also taken into account. They are being used for commercial design projects, where A-mapping is first used, and then A-mapping is applied on timing-critical regions to further speed up the final implementations. We show that both procedures are feasible in terms of complexity for most practical examples, and demonstrate their effectiveness on benchmark examples.
Preliminaries
We adopt the notion of boolean network and associated terminology from [2] . A variable yn is associated with eachprimary input or intemal node n. A sum-of-products expression fn is associated with each intemal node n.
An intemal node n in a boolean network can be replaced by a logically equivalent collection of two-input AND nodes (AND2s) and inverters. Working from the sum-of-products fn, eachproduct term is represented by a tree of AND2s. The sum is represented by a tree of AND2s with an inverter at each leaf and at the root. The result is called an AND2IIhV decomposition of n. An AND2fINV decomposition of a boolean network is formed by replacing each intemal node by an AND2/INV decomposition of that node. A boolean network in which every intemal node is either an AND2 or inverter is called anAND2/INVnetwork An AND2/INV decompositionof a booleannetwork is always an AND2/INV network. Since our technology mapping procedures are tree-based, whether intemal nodes in an AND2mV network are shared or duplicated is irrelevant in this paper. Therefore, it is assumed that all AND2mV networks are converted by duplication to a canonical form in which every intemal node has exactly one fanout.
A library is a set of gates, each accompanied by area, delay, and loading characteristics and by asingle-output boolean network representing its logic function. A booleannetwork in which every intemal node is associated with a logically equivalent library gate is called a mapped network.
Mapping on a Set of Decompositions
In this section we introduce two basic tools and use them to build a mapping procedure. The first subsection defines the mapping graph data structure, which encodes a set of AND2/INV networks. Next, we present the graph-mapping algorithm which effectively applies tree-mapping [9] to every AND2/INV network encodedin a mapping graph. Graph-mapping can be applied to any mapping graph. In the thiid subsection, we use these two tools to build Amapping, a two-step procedure consisting of one particular way of generating a mapping graph from a boolean network followed by a call to graph-mapping.
Mapping Graph Data Structure
Conceptually, a mapping graph is an AND2JINV network with four modifications. An example is given in the lower-left portion of Figure 1 .
First, a new type of node is introduced. A choice node b is drawn as an OR gate marked with an X. A choice node has an associated variable yb, but no associated sum-of-products. All fanins of a choice node must be logically equivalent. Intuitively, the technology mapper will first view the choice node as a wire The set of AND2s in the positive half of ugate U is denoted H i and the set of AND2s in the negative half is denoted HZ. Every AND ugate contains at least one ANLl2, but otherwise there may be any number in each half.
connecting the first fanin of the choice node to its output, then as a wire connecting the second fanin to the output, etc. Therefore, several AND2/INV representations of the same boolean function can be supplied to the mapper by making the outputs of all the representations into fanins of a common choice node.
Second, a mapping graph may contain directed cycles. A directed cycle specifies that a function fmay be expressedin terms of g (creating a directed path from a node computing g to a node computing f ) and also vice versa (completing the directed cycle). The technology mapper will consider both implementations. A typical example of a directed cycle, consisting of two inverters and two choice nodes, appears several places in Figure 1 . This cycle structure encodes the notion of an arbitrary length inverter chain. Cycles are permitted for theoretical and implementation convenience.
Third, a mapping graph can be partitioned into disjoint subgraphs, such that each subgraph is a ugate. This term is defined in Figure 2 . This restriction imposes a degree of regularity on the structure of a mapping graph, without sacrificing any expressive power. This regularity greatly simplifies implementation. A good mental picture of a mapping graph is a directed graph containing interconnected, but isolated clumps of nodes, where each clump is a ugate.
Fourth, a mapping graph must be reduced there can not exist two choice nodes with logically equivalent outputs. This restriction can be met by merging ugates. If ugates U and U have logically equivalent choice nodes, then copies of the positive and negative AND2s of U are added to the equivalent halves of U. Lf two AND2s of U now have identical inputs, one is discarded. All fanouts of the positive and negative outputs of U are connected to the equivalent outputs of w. The nodes of U are deleted. This restriction not only shrinks the graph, but also provides greater freedom to the mapper by collecting together all known ways of expressing a function with AND2s and inverters. Intuitively, wherever one such expression was required, all are now available.
An AND2/INV network encoded by a mapping graph is delined as follows. Consider a depth-first searchrooted at a primary output of the mapping graph with primary inputs at the leaves.
At an AND2 node, the search proceeds to both fanins. At a choice node, the search proceeds to only one fanin. The nodes and arcs traversed in the search form a tree, assuming nodes and arcs visited more than once are duplicated. Replace each choice node in the tree by a wire connecting the output of the choice node to the single fanin explored by the search. See Figure 1 . Each complete AND2/INV network encoded in a mapping graph consists of one such tree for each primary output. The set of all complete AND2/INV networks obtainable in this way is the set of A N D 2 N networks encoded by a mapping graph.
Graph-Mapping
This section describes the graph-mapping procedure, an extension of tree-mapping [9] . The algorithm transforms a mapping graph p into a mapped network in which primary outputs are driven by disjoint trees of gates with primary inputs at the leaves. In practice heuristic methods for sharing logic between trees are essential, but in the present theoretical discussion we assume no sharing is used.
Preliminaries
This section reviews three notions used in the graph-mapping algorirhm: matching, mapping, and cost. For a given choice node and library gate, matching identifies all single-output subgraphs of p rooted at the choice node which are logically equivalent to the library gate. Since numerous methods for matching are available crossing only choice nodes. (Intuitively, an arc in the pattem may reach across a choice node in the mapping graph.) Every match at intemal node a is also considered a match at the choice node which is the fanout of a. Let C be the image of 4. The nodes in C and choice nodes between nodes in C are said to be covered by the match 4. A fanin of a node in C which is not covered by the match is afanin of the match. From this definition, every fanin of a match is a choice node. A mapping at a choice node c in , U is a recursively-defined set of matches. Each match corresponds to a library gate and so a mapping uniquely defines a tree of library gates with primary input nodes at the leaves. Generally, a mapping consists of a match 4 at c and the union of a mapping at each fanin of 4. In the special case when c is the fanout a primary input node, either the mapping is the empty set or else the recursion continues as before.
The latter possibility addresses the case of a primary input driving a chain of inverters and buffers, Each such mapping has a cost. This cost may measure the total area of the tree of gates, the anival time at the root of the tree, etc. Generally, any notion of cost used in tree-mapping [4, 171 is acceptable2. However, to guarantee that graph-mapping terminates, the library and cost notion must be designed so that an optimal implementation exists; more precisely, there can exist no infinite sequence of logically equivalent trees of gates with increasing size and non-increasing cost. At each choice node c in p, the graph-mapping procedure maintains a value costic). This is the cost of the least-cost mapping at c yet found.
The Procedure
This section describes graph-mapping as a four-step procedure. The first two steps are initializations. The third and fourth steps are analogous to the forward and backward passes of tree-mapping, but with a generalized definition of "match".
First, for each choice node c with a fanin which is a primary input, costic) is assigned an extemally-supplied initial value. For example, if cost measures the arrival time at the root of a tree of gates, then this initial value is the input anival time. For every other choice node c in p, cost(c) is set to infinite.
Second, each ugate U is assigned a number, Zobel(u), such that the following three conditions hold. If there is only a directed pathfromanodeinuto anodeinu,thenZabel(u) < label(u). If there is also a directed path from a node in v to a node in U, then ZabeZ(u) = ZabeZ(u). If there is no directed path between a node in U and a node in U, then Zabel(u) # Zabel(u). This requires a straightforward graph algorithm which assigns increasing labels from inputs to outputs and the same label to all ugates in a cycle.
Third, a forward pass is made through p. Ugates are visited in order of increasing label and a function Match is called on each visited ugate. T h i s function considers mappings at each choice node c in the ugate and updates cosr(c) whenever a new, lower-costmapping is found. CostFunc is analogous to the cost function used in tree-mapping. If there is set of ugates all with the same label, then Match is iteratively called on every ugate in the set until there is a complete iteration during which no cost value changes at any choice node in any ugate in the cycle.
Fourth, a second pass is made through p by working backward recursively from each primary output. The purpose is to construct a mapped network reflecting the cost values computed in step three. The method is analogous to that used in tree-mapping.
Effectiveness
The graph-mapping algorithm is as effective as applying treemapping to every encoded AND2/INV network, but generally far more efficient. Theorem 3.1 Suppose graph-mapping is applied to a mapping graph p, and tree-mapping is applied to anAND2IW network 9 '%e present discussion assumes the set of possible costs is totally ordered; like tree-mapping, however, graph-mapping extends to partially ordered costs. However, this entire set can be encoded in a mapping graph with 400 ugates containing a total of 599 AND2 nodes using the procedure described in the next section.
&Mapping
For a booleannetwork q, the set A, is defined as the closure of the set of AND2/lNV decompositions of q under the associative and inverter transformations. These transformations are depicted in Figure 4 . This section defines A-mapping, a mapping procedure which explores the entire space A,. The following three-part procedure constructs amapping graph p encoding AV A-mapping is completed by applying graph-mapping to p.
First, q is used to produce a new boolean network 4. Each node n of q generates a set of multi-input AND's and inverters in fi representing the sum-of-products fn. Each AND and inverter is a single node in fi. All pairs of inverters in series are deleted from fi. If one AND drives another in 4, the two are combined to form a single AND with more inputs. Second, each node of +j is translated to a set of nodes in p. The translation works from inputs to outputs. A particular ugate output, denoted root(n), is associated with each node n in the network +j after it is processed. Each primary input n in +j generates a primary inputugate U in p where root(n) is the positive output of U. An inverter n with fanin m does not generate a ugate. However, if root(m) is an output of the ugate U, then root(n) is the other output of ugate U. A primary output n with fanin m generates a primary output ugate driven by root(m). The most complex case is a multi-input AND node n. For two or more inputs, a ugate is created in the positive half which contains an AND2 for each partition of the subset into two nonempty, disjoint parts. root(n) is the positive output of the ugate associatedwith the full set of inputs. See Figure 5 for a three-input example.
Finally, p is reduced as described in Section 3.1.
Theorem 3.2 For a general boolean network q, every element of
A, is encoded in the mapping graph p generated by the above construction.
As a corollary, the result of A-mapping is as goodor better than obtained by applying tree-mapping to every possible ANDZ/INV decomposition of the original network. All decisions taken blindly in phase (2) of the conventional synthesis approach, AND2/INV decomposition, are now taken optimally during technology map-A-mapping often explores a space larger than A,. This is because extra AND2/INV decompositions may be generated during the reduction operation in step three of the mapping graph construction.
Ping.
In this section, we extend A-mapping, so that the set of ANDZ/INV networks is dynamically modified during technology mapping. This process is done by dynamically performing logic decomposition on a mapping graph.
A-Mapping
We first define a new transformation on an AND2/INV network, the vehicle for dynamic logic decomposition. The transformation is based on the distributive law, and is referred to as the distributive trmqCormatwn. The distributive transformation replaces zy + z z by z(y + z ) , which is illustrated in Figure 6 , where Figure 6 -(a) corresponds to zy + zz and Figure 6 -(b) corresponds to z(y + z ) .
We call the structure shown in the rectangle of Figure 6 -(a) the distributedpattern, or D-pattern for short. Similarly, the structure shown in Figure 6-(b) is referred to as thefactoredpattern, or Fpanern for short. Note that the functionality of a D-pattem is the complement of that of the corresponding F-pattem.
The idea of dynamic decomposition is simple: while traversing a mapping graph during technology mapping, we identify Dpatkms and add the corresponding F-pattems to the mapping graph. We call this technology mapping procedure &mapping.
We illustrate the basis of the procedure in this section, and refine it in Sections 4.3 and 4.4.
The A-mapping procedure is an iteration of the graph-mapping procedure. Once a mapping graph is constructed for a given boolean network, we apply graph-mapping while finding Dpatterns and adding F-pattems. Once graph-mapping is done, we check if there is a solution which meets user-specified constraints. If so, we terminate A-mapping by generating the result. Otherwise, we apply the graph-mapping procedure again, while identifying more D-pattems, since new D-pattems might have been introduced when F-pattems were added in the previous iteration. This process is iterated until either a desired solution is found or no new D-pattem is found.
The core procedure is Decomp-andmatch, illustrated in Figure 7 . This procedure is called in graph-mapping as a substitute for Match, the function defined in Section 3.2 for finding matches at a ugate. Decomp-andmatch is identical with Match if the ugate U being processed is not of type AND. If the type of U is AND, Decomp-and-match identifies D-pattems and adds Fpattems, before calling M a t ch. More precisely, for each polarity p E (0, l}, we look at each AND2 au of HE, the set of AND2s of U for the polarity p , We check if a D-pattem matches at a=. If this is the case, we construct the corresponding F-pattem shown in Figure 6-(b) , and add it to the mapping graph. Since the functionality of the resulting F-pattem is the complement of that of the D-pattem we identified, the root AND2 of the F-pattem, denoted by a, in Figure 6 -(b), is added to H,, the set of AND2s of U whose polarity is the opposite of p. Recall the structure of an AND ugate shown in Figure 2-(c) .
To add the other AND2 of the F-pattem, denoted by at in Figure 6 -(b), we first create a new AND ugate, which consists of at in the positive half. The negative output of the ugate fans out to as. The resulting mapping graph is then reduced. We invoke Match for the ugate containing at. Once this process has been applied for both polarities, we h d matches for U and update the cost by calling Match. In the rest of the paper, we often say that dynamic decomposition is applied for a ugate U or an AND2 a, by which we mean that Decomp-and-match, or its subprocedure for a single AND2, is applied for U or U respectively.
The Space Explored by A-Mapping
Algebraic decomposition is a three-step operation defined on a node n of a boolean network (1) find an algebraic divisor g of f n , (2) create or find a node m such that fm = g. and (3) replace fn by r + gym, where h is a quotient obtained by algebraically dividing fn by g, q is a product term of h, and r is the corresponding remainder. A definition of algebraic division is found in [3] .
For a given boolean network q, let A,, denote the closure of A, under the distributive transformation. Then the following claim holds [lo] . This theorem claims that no matter how algebraic decomposition is applied on q, every AND2/INV decomposition of the resulting boolean network is contained in A,. Now, let D, be the set of AND2/INV networks captured by applying the A-mapping procedure on q. Specifically, suppose we apply dynamic decomposition maximally on ugates of a mapping graph p constructed for q as described in Section 3.3, i.e. whenever a D-pattem is found, the corresponding F-pattem is added to p, and this process is repeated until nothing new is found. D, is given by the set of AND2/lNV networks encodedin the resulting mapping graph.
Since A-mapping subsumes A,, D, subsumes A,. Therefore, Theorem 4.1 implies that by applying A-mapping, one can effectively explore the entire set of AND2/INV networks obtained from q through algebraic decomposition and AND2/INV decomposition. By Theorem 3.1, an optimal result over all such decompositions is obtained. We emphasize the point that A-mapping explores the space directly on a mapping graph during technology mapping, and there is no need to go back and forth between the technology independent phase and the technology dependent phase.
One may generalize the algebraic decomposition so that after the third step, the expression of the node n is further divided by the complement of the divisor g. Such a generalized algebraic decomposition is also subsumed by A-mapping. Let f j denote the boolean network obtained by the generalized algebraic decomposition with a divisor g. In an AND2/INV decomposition of fj, a complemented expression 3 is represented as an inverter driven by an AND2/INV decomposition for g. Since a mapping graph is reduced, i.e. there are no two distinct choice nodes that are logically equivalent, an AND2/INV network for 5 is also encoded in the mapping graph as an inverter driven by the choicenode whose transitive fanin represents AND2mV networks for g. Hence, the set of AND2/INV decompositions of 4 is contained in D,,.
However, it is known that the set is not necessarily contained in A, in general, and thus D, can be strictly larger than A,.
Factor-Free Ugates
In practice, the A-mapping procedure is used to speed up a timing critical region of a mapped network. Since the region is usually small and to maximize the effectiveness of dynamic decomposition, we initially collapse the region to a sum-of-products expression. Thus, the procedure is typically applied on a boolean network with a single node. In this and next sections, we modify A-mapping in order to improve efficiency of the procedure without sacrificing the quality of results for this typical case.
A-mapping iteratively applies the graph-mapping procedure with dynamic decomposition. It is inefficient if the distributive transformation is applied many times on a ugate at which no new D-pattem can be found. In this section, we discuss a condition under which such an inefficient computation can be avoided.
Intuitively, dynamic decomposition can be skipped for an AND2 a if all D-pattems have been identified in the transitive fanin of a. An AND2 of a ugatc is said to be factor-free if there is no untransformed D-pattem in its transitive fanin, where a Dpattem is said to be transformed if the corresponding F-pattem has been added to the mapping graph, and untransformed otherwise.
A ugate is said to be factor-peeif all of its AND2s are factor-free.
The A-mapping procedure identities this property locally. It marks an AND2 a as FF (factor-free) if dynamic decomposition has been applied for a and both of its fanin ugates are marked as FE A ugate is marked as FF if all of its AND2s are marked as FF. Initially, we mark ugates for primary inputs as FF. When Dynamic-decomp is invoked, we skip the procedure for an AND2 if it is marked as FF.
Dynamic Decomposition with Deletion
So far, A-mapping only introduces new AND2/INV networks, and never deletes existing ones. However, some of them might not lead to good results, and thus it is not worth having them around. The A-mapping procedure can be modified to detect such a situation, to some extent, and delete those AND2/INV networks. This section illustrates a basic idea, while details are found in [IO].
The basic step o f the deletion process is to delete an AND2 from the ugate it belongs to. Intuitively, it is worth having an AND2 a if there is a possibility that a is included in a mapping identified at some node of the mapping graph at which no mapping with at leastequally goodcostcan be found without a. To identify this condition, we modify A-mapping as follows.
First, when Match is applied on a ugate U, we compute a subset A' of the set A of AND2s of U such that for each choice node c in the transitive fanout of U, cost{c) remains same even if only A' is used for finding matches at U. This is done by using a notion calledpartial matches [7] . AND2s which are not in A'
are candidates for deletion. The problem of finding A' with the minimum cardinality is known to be NP-hard [8] , and thus we find one using a heuristic.
Consider an AND2 a of U which is not in the set A'. We cannot immediately conclude that a can be deleted. In fact, there
are two cases where 01 should be redined. One case is that a new match could be found at a in the future. The other case is that a untransformed D-pattem containing a could be found in the future. If neither happens, a can be deleted without affecting the quality of the result. We detect the first case above by using the flag FF (factor-free) defined in the previous section. Since the first case does not arise as long as a is factor-free, we checkif a is marked as FF. The secondcase above is detected by using another flag called DF (distribution-fiee 
Experimental Results
These procedures were implemented in a synthesis system called SynFul. SynFul is developed on top of SIS [12] , and inherits technology independent transformations from SIS. Operations related to technology mapping have been newly implemented. The implementation is highly optimized, with extensions for handling sequential circuits and generating non-tree implementations [ 101.
We conducted experiments on MCNC9 1 benchmark examples of combinational circuits, and compared the results to SIS-1.2. The library used is the one modeled for a commercial design project in progress at the authors' afiiliation. We specified delay characteristics so that both systems computed the cost in exactly the same way to find the fastest possible implementation. In SynFul, we first applied the A-mapping procedure where, for each example, four different sets of technology independent transformations were first applied on the initial boolean network. AND2/INV decompositions for each of the resulting boolean networks were encoded into a single mapping graph p. The rationale is that a variety of decompositions can be encoded in a mapping graphin this way. The graph-mapping procedure was then applied on p. Once a mapped network was obtained, we further applied the A-mapping procedure on a timing-critical region. Such a region was identiiied using a heuristic suggested in [13] .
Theresults are shown inTable 1. For SIS-1.2 andA-mapping, Delay is the arrival time of the most critical primary output. The most critical output in the network generated by A-mapping was resynthesized by A-mapping, and the resulting arrival time is shown under Delay of A-mapping. The delay unit is set to the minimum delay from an input pin to the output pin over all the gates specified in the library. Area shows the area of the entire network obtained by each procedure, where the area unit is the smallest area among the library gates. Time is the CPU time in seconds measured on VAXstation 6000.
Theresults show that SynFulfinds faster implementations than SIS-1.2 over all the examples tried. The results are remarkably better for some examples, such as X2, ttt2, and comp. Even though A-mapping already outperforms SIS-1.2, further improvements are usually possible by using the A-mapping procedure. Note that A-mapping effectively tries all the algebraic decompositions using the real cost function in technology mapping. Therefore, we consider the procedure especially effective when the arrival times of input signals vary and a decomposition for the fastest implementation cannot be easily identified by technology independent transformations. The CPU time is reasonable. 
Conclusion
Conventional approaches distinguish three phases in logic synthesis: (1) technology independent processing, (2) AND2/INV decomposition, and (3) technology mapping. Although decisions made in the first two phases critically affect results, accurate delay, area, and loading information is not available until the third phase. Therefore, these critical decisions must be taken almost arbitrarily, producing inferior results. Our approach allows a key partofphase(1) and allof phase(2) to becombinedwithmapping.
The comerstones of our approach are the mapping graph data structure and the graph-mapping algorithm. Built atop these pieces, the A-mapping procedure combines the AND2/TNV decomposition phase of synthesis into mapping. Applying Amapping to a boolean network produces a result as good as can be obtained by applying tree-mapping to every AND2/INV decomposition. The A-mapping procedure goes further by performing algebraic decomposition directly on a mapping graph during technology mapping. Applying A-mapping to a booleannetwork is as effective as applying tree-mapping to every AND2/INV decomposition of every algebraic decomposition of the network. Our experiments suggest that A-mapping and A-mapping improve results substantially over the conventional approach.
A theoretically attractive procedure, which we have not implemented, would apply both the distsibutive and associative transformations during mapping. In theory, such a procedure would be superior even to A-mapping.
